

Product Introduction

Our SOI (Silicon-On-Insulator) wafers combine a top device silicon layer, buried oxide (BOX) layer, and handle silicon layer, available in diameters from 2" to 8". With tightly controlled thickness tolerances ($\pm 5\%$), low TTV ($< 5\mu\text{m}$) and bow ($< 20\mu\text{m}$), plus flexible doping options (P-type, N-type, intrinsic) and resistivity from 0.001 to over 20,000 $\Omega\cdot\text{cm}$, our SOI wafers deliver reliable performance for CMOS, RF, MEMS, and power semiconductor applications.

Applications

- Advanced CMOS logic and low-power ICs
- RF front-end and high-frequency devices
- MEMS sensors and actuators
- Power semiconductor devices requiring dielectric isolation

SILICON ON INSULATOR (SOI) WAFER		
DEVICE LAYER - TOP	MIN.	MAX.
Crystal Growth Method	CZ, FZ	
Diameter	2"	8"
Thickness	0.05 μm	$> 300\mu\text{m}$
Tolerance	$\pm 5\%$	
Crystal Orientation	(100), (110), (111)	
Type/Dopant	P/Boron, N/Phosphorus, Intrinsic	
Resistivity	0.001 $\text{ohm}\cdot\text{cm}$	$> 20000 \text{ohm}\cdot\text{cm}$
Front Surface	Polished	
BURIED OXIDE - BOX LAYER	MIN.	MAX.
Thickness	0.1 μm	3 μm
Tolerance	$\pm 5\%$	
HANDLE LAYER	MIN.	MAX.
Crystal Growth Method	CZ, FZ	
Diameter	2"	8"
Thickness	200 μm	750 μm
Tolerance	$\pm 5\%$	
Crystal Orientation	(100), (110), (111)	
Type/Dopant	P/Boron, N/Phosphorus, Intrinsic	
Resistivity	0.001 $\text{ohm}\cdot\text{cm}$	$> 20000 \text{ohm}\cdot\text{cm}$
Back Surface	Etched or Polished with Oxide	
OVERALL WAFER CHARACTERISTICS	MIN.	MAX.
TTV	$< 5\mu\text{m}$	
BOW	$< 20\mu\text{m}$	